

Slides: <https://github.com/pdp7/talks/blob/master/rv-elc.pdf>

Linux on RISC-V

with open source hardware and open source FPGA tools

Embedded Linux Conference 2020



Drew Fustini

drew@beagleboard.org

Twitter: [@pdp7](https://twitter.com/pdp7)



Open Source Hardware designer at OSH Park
(*PCB manufacturing service in the USA*)
drew@oshpark.com / Twitter: [@oshpark](https://twitter.com/oshpark)

Board of Directors, BeagleBoard.org Foundation
drew@beagleboard.org

Board of Directors, Open Source Hardware Assoc.
Certification Program:
<https://certification.oshwa.org/>


RISC-V Ambassador for RISC-V International
<https://riscv.org/>



[Start a new group](#)

[Log in](#)

[Sign up](#)



Berlin Embedded Linux Meetup

Berlin, Germany

140 members · Public group

Organized by **Drew F.** and 2 others

Share:

[About](#)

[Events](#)

[Members](#)

[Photos](#)

[Discussions](#)

[Join this group](#)

...

What we're about

Meetup for those interested in embedded Linux development and Linux kernel development.

Organizers



Drew F. and 2 others

[Message](#)



RISC-V at ELC



- Join **#2-track-riscv** on the OSS+ELC slack!
- RISC-V: Instruction Sets Want to be Free
 - Krste Asanovic (UC Berkeley)
 - Wednesday, 10:35am: <https://sched.co/c4PV>
- State of RISC-V Software Development Tools
 - Khem Raj (Comcast)
 - Wednesday 12:15pm: <https://sched.co/c3Yn>
- Ask the Expert Session with Calista Redmond
 - CEO of RISC-V International
 - Thursday 11:45am: <https://sched.co/cosw>



Munich RISC-V Group

📍 München, Germany

👤 359 members · Public group ?

👤 Organized by Flo W. and 1 other

Share:   



Bay Area RISC-V Group

📍 San Jose, CA

👤 1,197 members · Public group ?

👤 Organized by Celeste Cooper and 4 others

Share:   

Find many more at: <https://riscv.org/local/>




Statement of Principles:

Hardware whose **design** is made **publicly available** so that anyone can **study**, **modify**, **distribute**, **make**, and **sell** the design or hardware based on that design


Open Source Hardware

Documentation required for electronics:

✓ **Schematics**



✓ **Board Layout**



Editable source files for CAD software such as KiCad or EAGLE

✓ **Bill of Materials (*BoM*)**

Not strict requirement, but best practice is for all components available from distributors in **low quantity**

36c3 talk:

Linux on Open Source Hardware with Open Source chip design



CERN Open Hardware Licence

- Originally written for **CERN** designs hosted in the **Open Hardware Repository**
- Can be used by **any designer** wishing to **share design** information using a **license compliant** with the **OSHW definition criteria**.
- **CERN OHL version 1.2**
Contains the license itself and a guide to its usage



Slides: <https://github.com/pdp7/talks/blob/master/rv-elc.pdf>

Section:
RISC-V

the instruction set for everything?

- When you write a C or C++ program, it is compiled into instructions for the microprocessor (CPU) to execute.
- How does the compiler know what instructions the CPU understands?
 - defined by the **Instruction Set Architecture**
 - The **ISA** is a standard, a set of rules that define the tasks the processor can perform.
 - Examples: x86 (Intel/AMD) and ARM
 - Both are proprietary and need commercial licensing



- **RISC-V: Free & Open RISC Instruction Set Arch**
 - “new instruction set architecture (ISA) that was originally designed to support computer architecture research and education and is now set to become a standard open architecture for industry”
 - The **5th** RISC instruction to come out of UC Berkeley
 - RISC = Reduced Instruction Set Computer



- **RISC-V: Free & Open RISC Instruction Set Arch**
 - [Instruction Sets Want To Be Free: A Case for RISC-V](#)
 - David Patterson, UC Berkeley – *co-creator of the original RISC!*
 - <https://www.youtube.com/watch?v=mD-njD2QKN0>
 - **RISC-V Summit 2019: State of the Union**
 - Krste Asanovic, UC Berkeley
 - https://www.youtube.com/watch?v=jdkFi9_Hw-c
 - **Watch the Krste's KEYNOTE tomorrow!**
 - “RISC-V: Instruction Sets Want to be Free”
 - Wednesday, July 1 • 10:35am – 10:55am
 - <https://sched.co/c4PV>




What's Different about RISC-V?

- **Simple**
 - Far smaller than other commercial ISAs
- **Clean-slate design**
 - Clear separation between user and privileged ISA
 - Avoids μ architecture or technology-dependent features
- A **modular** ISA designed for **extensibility/specialization**
 - Small standard base ISA, with multiple standard extensions
 - Sparse and variable-length instruction encoding for vast opcode space
- **Stable**
 - Base and standard extensions are frozen
 - Additions via optional extensions, not new versions
- **Community designed**
 - With leading industry/academic experts and software developers




RISC-V Timeline



What is RISC-V ?

Free and Open Instruction Set Architecture (ISA)

- **Clean-slate and Extensible ISA**
- **XLEN (machine word length)** can be 32 (RV32), 64 (RV64), and 128 (RV128)
- **32 general purpose registers**
- **Variable instruction length** (instruction compression)
- **Three privilege modes:** Machine (M-mode), Supervisor (S-mode), and User (U-mode)
- **Control and Status Registers (CSR)** for each privilege mode



| General Purpose Registers | |
|---------------------------|-----------------------------|
| zero | Hardwired-zero register |
| ra | Return address register |
| sp | Stack pointer register |
| gp | Global pointer register |
| tp | Thread pointer register |
| a0-a7 | Function argument registers |
| t0-t6 | Caller saved registers |
| s0-s11 | Callee saved registers |

| S-mode CSRs (Used By Linux) | |
|--|----------------------|
| sstatus | Status |
| sie | Interrupt Enable |
| sip | Interrupt Pending |
| stvec | Trap Handler Base |
| sepc | Trap Program Counter |
| scause | Trap Cause |
| stval | Trap Value |
| satp | Address Translation |
| sscratch | Scratch |
| NOTE: sdeleg, sideleg, and scounteren not used currently | |

RISC-V Extension


It is a set of ISAs and not one ISA

- RISC-V is a set of ISAs where each ISA is called an **RISC-V extension**
- **Standard naming notation** for ISAs supported by RISC-V implementation:
 - RV – Indicates RISC-V architecture
 - [###] – {32, 64, 128} Indicates register length
 - [abc..xyz] – Indicates set of extensions
- **Examples:** RV64IMA, RV64GC, RV32I, RV32IM
- **Linux needs:**
 - RV64IMAC
 - RV64IMAFDC (aka RV64GC)
 - RV32IMAC
 - RV32IMAFDC (aka RV32GC)

| Extension | Description |
|------------------|-------------------------------------|
| I | Integer |
| M | Integer multiplication and division |
| A | Atomics |
| F | Single-precision floating point |
| D | Double-precision floating point |
| G | General purpose = IMAFD |
| C | 16bit compressed instructions |
| H | Hypervisor |
| V | Vector |
| ... And More ... | |

Get up-to-speed
quick with the
RISC-V Reader

riscvbook.com




Deep dive with
updated classic!

COMPUTER ORGANIZATION AND DESIGN

THE HARDWARE/SOFTWARE INTERFACE

 **RISC-V EDITION**





RISC-V Ecosystem

Open-source software:

Gcc, binutils, glibc, Linux, BSD, LLVM, QEMU, FreeRTOS, ZephyrOS, LiteOS, SylixOS, ...

Commercial software:

Lauterbach, Segger, IAR, Micrium, ExpressLogic, Ashling, AntMicro, Imperas, UltraSoC ...

Software



ISA specification

Golden Model

Compliance

Hardware

Open-source cores:

Rocket, BOOM, RI5CY, Ariane, PicoRV32, Piccolo, SCR1, Shakti, Serv, Swerv, Hummingbird, ...

Commercial core providers:

Alibaba, Andes, Bluespec, Cloudbear, Cudasip, Cortus, InCore, Nuclei, SiFive, Syntacore, ...


Inhouse cores:

Nvidia, WD, +others

"RISC-V software ecosystem in 2020" - Atish Patra (LCA 2020)
<https://youtu.be/qwkab2Z44pk>


Linux Ecosystem: Status At-a-glance

Fast progress but more work needed





RISC-V at ELC



- Go RISC-V Go:
State of Software Development Tools for RISC-V
 - Khem Raj (Comcast)
 - TOMORROW Wednesday 12:15pm
 - <https://sched.co/c3Yn>


“Clang/LLVM has newly added backends for RISC-V. In addition, there is now a go-lang port, which is still out of tree but headed towards upstream acceptance. Additionally, GCC is working towards the GCC-10 release, with several new enhancements to its RISC-V backend. The LLVM backend also means Rust can now cross-compile to the RISC-V architecture. The MUSL C library also has a new RISC-V 64-bit port. Additionally, we will discuss the state of tools on the RV32 ecosystem, progress on the glibc port for RV32, and Yocto Project support for RV32 in its core, where QEMU RV32 port is usable for doing application port.”

"RISC-V software ecosystem in 2020" - Atish Patra (LCA 2020)

– <https://youtu.be/qwkab2Z44pk>

RISC-V Boot Flow

Follows commonly used multiple boot stages model




- Follows a standard boot flow
- Uses U-Boot proper as the last stage boot loader
- FSBL is SiFive specific and will be replaced by Coreboot/U-Boot SPL
- OpenSBI is a RISC-V specific runtime service provider
- All harts jump to Linux at the same time and a lottery-based approach chooses the booting hart

"OpenSBI Deep Dive" - Anup Patel (RV Workshop 2019)

– <https://youtu.be/jstwB-o9ll0>

What is SBI ?

- SBI stands for RISC-V Supervisor Binary Interface
 - System call style calling convention between Supervisor (S-mode OS) and Supervisor Execution Environment (SEE)
- SEE can be:
 - A M-mode RUNTIME firmware for OS/Hypervisor running in HS-mode
 - A HS-mode Hypervisor for Guest OS running in VS-mode
- SBI calls help:
 - Reduce duplicate platform code across OSes (Linux, FreeBSD, etc)
 - Provide common drivers for an OS which can be shared by multiple platforms
 - Provide an interface for direct access to hardware resources (M-mode only resources)
- Specifications being drafted by the Unix Platform Specification Working group
 - Maintain and evolve the SBI specifications
 - Currently, SBI v0.1 in-use and SBI v0.2 in draft stage



"OpenSBI Deep Dive" - Anup Patel (*RV Workshop 2019*)

– <https://youtu.be/jstwB-o9ll0>

What is OpenSBI ?

- OpenSBI is an open-source implementation of the RISC-V Supervisor Binary Interface (SBI) specifications
 - Licensed under the terms of the BSD-2 clause license
 - Helps to avoid SBI implementation fragmentation
- Aimed at providing RUNTIME services in M-mode
 - Typically used in boot stage following ROM/LOADER
- Provides support for reference platforms
 - Generic simple drivers included for M-mode to operate
 - PLIC, CLINT, UART 8250
 - Other platforms can reuse the common code and add needed drivers



UEFI Support



- [\[RFC PATCH 00/11\] Add UEFI support for RISC-V](#)
 - Atish Patra (June 25, 2019)
 - “This series adds UEFI support for RISC-V”
 - Linux kernel: 5.8-rc2
 - U-Boot: master
 - OpenSBI: master

QEMU


In very good shape

- Use mainline QEMU ! No forks !
- QEMU can boot 32-bit and 64-bit mainline Linux since kernel 4.19
- QEMU can run OpenSBI, U-Boot and Coreboot
- OpenSBI v0.5 included with QEMU
- Hypervisor extensions v0.5 supported
 - Patches waiting for review
 - Specifications not frozen yet
- Vector extensions
 - Patches are in mailing list
 - Specifications not frozen yet
- Newest QEMU 4.2 brings many improvements
 - QEMU sifive_u machine can now boot same binaries that run on HiFive Unleashed
 - SPI flash on virt machine and HiFive Unleashed modelled. This allows FSBL (oreboot and coreboot) testing on QEMU
 - PMP access improvements
 - Support loading initrd for sifive_u machine

<https://youtu.be/jstwB-o9lI0>

Fedora, Debian and OpenSuse are very active

- ## RISC-V graphical desktop on Fedora





RISC-V and Industry




- Designed to be extensible: microcontroller to supercomputer!
- RISC-V International now controls standard: riscv.org
 - Over 400 members: companies, universities and more
 - Transitioning from RISC-V Foundation to Swiss-based RISC-V International
 - [YouTube channel has hundreds of talks!](#)
- Companies like Nvidia and Western Digital will ship millions of devices
- Avoid ISA licensing fees
- Freedom to choose micro-architecture implementation
 - only a few companies like Apple and Qualcomm has licenses to do with ARM
- Freedom to leverage existing open source implementations
 - Berkeley's Rocket and BOOM, ETH Zurich's PULP cores, Western Digital SweRV



- **lowRISC** is a not-for-profit organization whose goal is to produce a fully open source System-on-Chip (SoC) in volume
 - “We will produce a SoC design to populate a low-cost community development board and to act as an ideal starting point for derivative open-source and commercial designs”
- OpenTitan project with Google
 - [Announcing OpenTitan, the First Transparent Silicon Root of Trust](#)


SiFive



- “founded by the creators of the free and open RISC-V architecture as a reaction to the end of conventional transistor scaling and escalating chip design costs”

SiFive FE310 microcontroller

- HiFive1: Arduino-Compatible RISC-V Dev Kit



Slides: <https://github.com/pdp7/talks/blob/master/rv-elc.pdf>


Section: Linux-capable RISC-V chips



- **SiFive Freedom FU540 SoC**
 - [FOSDEM 2018 talk](#): “Igniting the Open Hardware Ecosystem with RISC-V”




FU540: Penta-Core 64-bit RISC-V Linux SoC



- **SiFive Freedom FU540 SoC**
 - **HiFive Unleashed board:**
 - powerful but expensive (\$1,000) and very limited




HiFive Unleashed



- **World's First Multi-Core RISC-V Linux Development Board**
 - SiFive FU540-C000 (built in 28nm)
 - 4+1 Multi-Core Coherent Configuration, up to 1.5 GHz
 - 4x U54 RV64GC Application Cores with Sv39 Virtual Memory Support
 - 1x E51 RV64IMAC Management Core
 - Coherent 2MB L2 Cache
 - 64-bit DDR4 with ECC
 - 1x Gigabit Ethernet
 - 8 GB 64-bit DDR4 with ECC
 - Gigabit Ethernet Port
 - 32 MB Quad SPI Flash
 - MicroSD card for removable storage
 - FMC connector for future expansion with add-in cards

“Fedora on RISC-V”, Wei Fu (RV Summit 2019)
<https://www.youtube.com/watch?v=WC6e3g8uWdk>

Fedora GNOME Image on SiFive Unleashed



#RISCVSUMMIT | tmt.knect365.com/risc-v-summit/





- **Kendryte K210**




- dual core 64-bit RISC-V at 400MHz with 8MB SRAM
- Sipeed MAix BiT for RISC-V is only \$13!
- Damien Le Moal at Linux Plumbers 2019
 - RISC-V NOMMU and M-mode Linux
- Full support coming in Linux 5.8
- Buildroot with busybox (<https://git.io/JJfIC>)
- need NOMMU/FDPIC support for better userspace
 - <https://youtu.be/GyddyykNjxs> (Maciej W. Rozycki)
 - 8MB runs out very quick!
- there is a MMU but the wrong spec :(
- u-boot patch series
 - [PATCH v14 00/20] riscv: Add Sipeed Maix support
 - Sean Anderson (June 24th)


```
File Edit Log Configuration Control signals View Help
/ # uname -a
Linux k210 5.6.0-rc1vowstar #1 SMP Mon Feb 17 23:
/ # cat /proc/meminfo |head
MemTotal:        6656 kB
MemFree:         2496 kB
MemAvailable:    2080 kB
Buffers:          0 kB
Cached:          1916 kB
SwapCached:       0 kB
Active:           0 kB
Inactive:         0 kB
Active(anon):     0 kB
Inactive(anon):   0 kB
/ # cat /proc/cpuinfo
processor        : 0
hart            : 0
isa             : rv64imafdc

processor        : 1
hart            : 1
isa             : rv64imafdc


/ # tcc -run -nostdlib hello.c
hello.c:2: warning: implicit declaration of function '
hello show 'n tell
/ #
```



Microchip PolarFire SoC FPGA

- Hard RISC-V cores with FPGA fabric, similar to Xilinx Zynq for ARM. Coming 2nd half 2020.

PolarFire® SoC Block Diagram



Hardened Microprocessor Subsystem

PolarFire® FPGA

HSIO
1.8V to 1.2V
DDR4/LPDDR4
1.6 Gbps

PCIe® Gen 2
EP/RP, DMA
x1, x2, x4

Transceivers

64b6xb

8b10b

CTLE

DFE

PCIe Gen 2
EP/RP, DMA
x1, x2

GPIO
3.3V to 1.2V
SGMII
1.6 Gbps LVDS




PolarFire SoC Icicle Kit

A low-cost dev kit for Microchip's PolarFire SoC, a low-power FPGA integrated with a complete hardened quad core 64-bit RISC-V processor


This project is coming soon. Sign up to receive updates and be notified when this project launches.

Subscribe to Updates



OpenHW Group: Core-V Chassis SoC

- similar to NXP iMX but with RISC-V cores
- tape-out 2nd half of 2020





Section:
Open Source FPGA tools



- Keynote at Hackday Supercon 2019 by Dr. Megan Wachs of SiFive
- **“RISC-V and FPGAs: Open Source Hardware Hacking”**
 - https://www.youtube.com/watch?v=vCG5_nxm2G4

Where do FPGAs Come In?

- Field Programmable Gate Array
- Change a chip's HARDWARE in a few minutes
- Make it act like a new chip!



Open Source toolchains for FPGAs

- Project IceStorm for Lattice iCE40
 - “A Free and Open Source Verilog-to-Bitstream Flow for iCE40 FPGAs”
by [Claire Wolf \(oe1cxw\)](#) at 32c3



media.ccc.de

browse > congress > 2015 > event

Search...





A Free and Open Source Verilog-to-Bitstream Flow for iCE40 FPGAs

Clifford



Some screenshots from IceStorm Docs:



Open Source toolchains for FPGAs

- Project Trellis for Lattice ECP5
 - “Project Trellis and nextpnr FOSS FPGA flow for the Lattice ECP5”
 - David Shah (@fpga_dave)
 - youtube.com/watch?v=0se7kNes3EU

Project Trellis and nextpnr FOSS FPGA flow for the Lattice ECP5


Project Trellis & nextpnr FOSS Tools for ECP5 FPGAs

David Shah
@fpga_dave
Symbiotic EDA || Imperial College London



Open Source toolchains for FPGAs

- Project X-Ray & SymbiFlow for Xilinx Series 7
 - Timothy ‘mithro’ Ansell: “Xilinx Series 7 FPGAs Now Have a Fully Open Source Toolchain!” (*almost*)
 - youtube.com/watch?v=EHePto95qoE



Open Source and FPGAs

- Hackspace Magazine column about how about open source FPGA tools developed by [Claire Wolf \(oe1cxw\)](#), [David Shah](#) and others have made FPGAs more accessible than ever before to makers and hackers:
 - hackspace.raspberrypi.org/issues/26/



The rise of the FPGA

Reconfigure your chips to suit your project



Drew Fustini

▼ @dxp7

Drew Fustini is a hardware designer and embedded Linux developer. He is the Vice President of the Open Source Hardware Association, and a board member of the BeagleBoard.org Foundation. Drew designs circuit boards for OSH Park, a PCB manufacturing service, and maintains the Adafruit BeagleBone Python library.

FPGAs have been the talk of the town at many of this year's hacker conferences. But what exactly is an FPGA, and why are they so hot right now?

FPGA stands for Field Programmable Gate Array, a digital logic chip that can be programmed to reconfigure the internal hardware. An FPGA does not run software – it physically changes the configuration of its gate arrays to adapt to the task at hand, making an FPGA an incredibly versatile tool. Need 25 PWM pins for a project? No problem. Want to replicate

the functionality of a vintage CPU? Your FPGA has you covered. Not only is an FPGA versatile, but it is also better at handling timing-critical tasks than a microcontroller. You can filter high-speed sensor data before it's read by your processor, or offload repetitive tasks like debouncing buttons, reducing the burden on your microcontroller.

FPGAs are hot right now, but they're not a new technology – they've been used in industry for decades. However, pricey FPGA development boards, and the massive proprietary software suites needed to develop FPGA designs, means that there has historically been limited adoption in the maker community.

When you write an Arduino program, you're using a language called Wiring, a variation of C++. When you press compile, this high-level code is used to generate a binary file that the processor on the Arduino board executes to achieve the

purpose of your program. Similarly, we describe the circuits we want in an FPGA using a high-level, text-based format known as a hardware description language (HDL), such as Verilog. The HDL design is then transformed by a synthesis tool into the basic building blocks that exist in the FPGA.

This process is normally done with proprietary software from the FPGA vendor, but these tools can take ages to download and devour disk space. That is, until Project IceStorm, led by Clifford Wolf, enabled a complete open-source workflow for the Lattice iCE40 FPGA.

This opened the door for low-cost, open hardware boards such as myStorm Blackbox, TinyFPGA, iCEBreaker, and Fomu, which are great tools for teaching workshops and building projects.

The Lattice ECP5 FPGA is capable of more advanced features than the iCE40, and it now has an open-source workflow too, thanks to Project Trellis led by David Shah. This enabled the ECP5-powered Supercon badge to have cool features like HDMI video, while still being open for anyone to hack on without requiring proprietary tools.

FPGAs are a fascinating technology with lots of awesome applications. If you want to find out more, start off by reading Luke Valenty's *The Hobbyists Guide to FPGAs on Hackaday.io*, [hsmag.cc/GGAQwH](#), and watch Tim Ansell's Supercon talk to learn about the exciting future of open-source FPGA tools [hsmag.cc/kYSFpD](#).


FPGAs are hot right now but they're not a new technology – they've been used in industry for decades

Slides: <https://github.com/pdp7/talks/blob/master/rv-elc.pdf>

Section:
Linux on the Hackaday Badge

Hackaday 2019 Supercon badge

- RISC-V “soft” core on ECP5 FPGA
- Gigantic FPGA In A Game Boy Form Factor



“Team Linux on Badge”




“Team Linux on Badge”

- [Blog post](#): Hackaday Supercon badge boots Linux using SDRAM cartridge
- Michael Welling (@QwertyEmedded), Tim Ansell (@mithro), Sean Cross (@xobs), Jacob Creedon (@jacobcreedon)
- First attempt: use the built-in 16MB SRAM...
no luck :(

“Team Linux on Badge”

- Second attempt:
 - Jacob Creedon designed an a cartridge board that adds 32MB of SDRAM to the Hackaday Supercon badge... before the event!








OSS FPGA & EDA tools

@ico_TC



This is how a Linux capable core looks like on an FPGA.[#nextpnratwork](#)



Designing Hardware in Python?

- Yes!
- “Using Python for creating hardware to record FOSS conferences!”
- Tim “mithro” Ansell
- youtube.com/watch?v=MkVX_mh5dOU

Slides: https://github.com/litex-hub/fpga_101

What is Migen?



BASICS

```
-- Libraries imports
library ieee;
use ieee.std_logic_1164.all;

-- Module interface description
entity my_module is
    port(
        clk : in std_logic;
        o   : out std_logic
    );
end entity;

-- Module architecture description
architecture rtl of my_module is
    signal d : std_logic;
    signal q : std_logic;
begin
    -- Combinatorial logic
    o <= q;
    d <= not q;

    -- Synchronous logic
    process(clk)
    begin
        if rising_edge(clk) then
            d <= q
        end if;
    end process
end rtl;
```

VHDL

*An alternative HDL
based on Python*

```
from migen import *

class MyModule(Module):
    def __init__(self):
        self.o = Signal()

        ###

        d = Signal()
        q = Signal()

        # combinatorial logic
        self.comb += [
            self.o.eq(q),
            d.eq(~q)
        ]

        # synchronous logic
        self.sync += d.eq(q)
```

Migen

Enjoy Digital
CD



Build your hardware, easily!


- LiteX used to build cores, create SoCs and full FPGA designs.
- LiteX is based on Migen
- Migen lets you do FPGA design in Python!
- <https://github.com/enjoy-digital/litex>

Slides: https://github.com/litex-hub/fpga_101



FPGAs FOR CUSTOM SYSTEM ON CHIP

- *LiteX automates parts of the SoC design (buses, registers, software) and allow being more efficient.*
- *It provides most of the base elements required in a modern SoC (buses, streams, fifos, arbiters, muxes, etc...)*
- *It is compatible with all the LiteX core ecosystem (DRAM, Ethernet, PCIe, SATA, USB controllers...)*
- *Can be found at:*
github.com/enjoy-digital/litex



EnjoyDigital
CD

Linux on LiteX-VexRiscv


- VexRiscv: 32-bit Linux Capable RISC-V CPU
- SoC built using VexRiscv core and LiteX modules like LiteDRAM, LiteEth, LiteSDCard, ...
 - github.com/litex-hub/linux-on-litex-vexriscv

```
Welcome to Buildroot
buildroot login: root

      _ _ _
     / /  ( ) _ _ _ _ _
    / / _ / / _ \ / / \ / \ /
   / _ _ / / _ \ / _ \ / _ \
         / _ \ / _ \
        \ _ / / /
         \ _ / / /
  _ _ _ ( ) _ _ _ | / / _ _ | / / _ _ _ ( )
 / / _ / / _ _ / - )> </ _ _ / / / - ) \ / / _ _ / ( - </ _ _ / / /
/ _ _ / / \ _ \ / _ \ / | | _ _ \ _ \ / _ \ / / / _ _ \ / | _ _ /

32-bit VexRiscv CPU with MMU integrated in a LiteX SoC


login[55]: root login on 'console'
root@buildroot:~# ps
PID      USER        COMMAND
```

```
Activities Terminal
pdp7@xt:~$
pdp7@xt:~/dev/supercan/linux-on-litex-vexriscv
pdp7@xt:~/dev/supercan
pdp7@xt:~/dev/supercan/linux-on-litex-vexriscv
10.285771 TCP bind hash table entries: 1024 (order: 0, 4096 bytes)
10.297190 TCP: Hash tables configured (established 1024 bind 1024)
10.364850 UDP hash table entries: 256 (order: 0, 4096 bytes)
10.380950 UDP-Lite hash table entries: 256 (order: 0, 4096 bytes)
10.719807 Unpacking initramfs...
01.412204 initramfs unpacking failed: junk in compressed archive
01.900354 workqueue: timestamp_bits=30 max_order=13 bucket_order=0
72.996687 Block layer SCSI generic (bsg) driver version 0.4 loaded (Major 253)
73.007565 io scheduler mq-deadline registered
73.015518 io scheduler kyber registered
112.872104 f0001000.serial: ttyL0 at MMIO 0xf0001000 (irq = 0, base_baud = 0) is a lltuart
112.888594 printk: console [lltuart0] enabled
112.888594 printk: console [lltuart0] enabled
112.900001 printk: bootconsole [sb10] disabled
112.900001 printk: bootconsole [sb10] disabled
113.587703 libphy: Fixed MDIO Bus: probed
113.720043 l2c /dev entries driver
113.360000 NET: Registered protocol family 10
113.812037 Segment Routing with IPv6
115.860071 sit: IPv6, IPv4 and MPLS over IPv4 tunneling driver
117.004524 Freeing unused kernel memory: 140K
117.012314 This architecture does not have kernel memory protection.
117.020189 Run /init as init process
mount: mounting tmpfs on /dev/shm failed: Invalid argument
mount: mounting tmpfs on /tmp failed: Invalid argument
mount: mounting tmpfs on /run failed: Invalid argument
Starting syslogd: OK
Starting klogd: OK
Running sysctl:
OK
Initializing random number generator... [ 219.404759] random: dd: uninitialized ur
done.
Starting network: OK
Starting dropbear sshd: [ 250.497435] random: dropbear: uninitialized ur
OK
Welcome to Buildroot
buildroot login: root

Linux
on
VexRiscv
32-bit VexRiscv CPU with MMU integrated in a LiteX SoC
login[83]: root login on 'console'
root@buildroot:~#
```

- upstream support for Hackaday Supercon badge:
 - <https://github.com/litex-hub/litex-boards/pull/31>

 [litex-hub](#) / [litex-boards](#)

Unwatch 7

★ Unstar 17

Fork 24

<> Code

! Issues 2

🔗 Pull requests 1

▶ Actions

📁 Projects 0

📖 Wiki

🛡 Security

📊 Insights

add the Hackaday Supercon ECP5 badge #31

Edit

Merged

enjoy-digital merged 1 commit into `litex-hub:master` from `pdp7:master` 21 days ago


💬 Conversation 18

🔗 Commits 1

📋 Checks 1

📄 Files changed 2

+461 -0



pdp7 commented 22 days ago • edited

Contributor + 😊 ...

Add the [Hackaday Supercon 2019 badge](#) which has an ECP5 FPGA.

These changes are from [a fork](#) by Michael Welling (@mwelling)

During Supercon, we tried two approaches:

- use the built-in 16MB QSPI SRAM
- use add-on cartiridge with 32MB SDRAM by Jacob Creedon

We were not able to get the QSPI SRAM working so I've removed those changes, and I have just added the changes that are needed to boot Linux with the 32MB SDRAM.

In addition to @mwelling, thank you to Jacob Creedon (@jcreedon), @gregdavill, Tim Ansell (@mithro), and Sean Cross (@xobs) who all helped get Linux working on this badge.

Reviewers

No reviews

Assignees

No one assigned

Labels

None yet

Projects

None yet

Milestone

- upstream support for Hackaday Supercon badge:
 - <https://github.com/litex-hub/litex-boards/pull/31>

Merged

add the Hackaday Supercon ECP5 badge #31

Changes from all commits ▾

File filter... ▾

Jump to... ▾




Review changes ▾

215 litex_boards/partner/platforms/hadbadge.py

@@ -0,0 +1,215 @@

```
1 + from litex.build.generic_platform import *
2 + from litex.build.lattice import LatticePlatform
3 +
4 + # I/Os -----
5 +
6 + _io = [
7 +     ("clk8", 0, Pins("U18"), IOStandard("LVCMOS33")),
8 +     ("programm", 0, Pins("R1"), IOStandard("LVCMOS33")),
9 +     ("serial", 0,
10 +         Subsignal("rx", Pins("U2"), IOStandard("LVCMOS33"), Misc("PULLMODE=UP")),
11 +         Subsignal("tx", Pins("U1"), IOStandard("LVCMOS33")),
12 +     ),
13 +     ("led", 0, Pins("E3 D3 C3 C4 C2 B1 B20 B19 A18 K20 K19"), IOStandard("LVCMOS33")), # Anodes
14 +     ("led", 1, Pins("P19 L18 K18"), IOStandard("LVCMOS33")), # Cathodes via FET
15 +     ("usb", 0,
16 +         Subsignal("d_p", Pins("F3")),
17 +         Subsignal("d_n", Pins("G3")),
18 +         Subsignal("pullup", Pins("E4")),
19 +         Subsignal("vbusdet", Pins("F4")),
20 +         IOStandard("LVCMOS33")
21 +     ),
22 +     ("keypad", 0,
23 +         Subsignal("left", Pins("G2"), Misc("PULLMODE=UP"))
```


- upstream support for Hackaday Supercon badge:
 - <https://github.com/litex-hub/litex-boards/pull/31>

 Merged

add the Hackaday Supercon ECP5 badge #31


Changes from all commits ▾ File filter... ▾ Jump to... ▾ ⚙ ▾

Review changes ▾

▾ 246 ■■■■ litex_boards/partner/targets/hadbadge.py 

☐ Viewed ...

```
...    ...    @@ -0,0 +1,246 @@
1  + #!/usr/bin/env python3
2  +
3  + # This file is Copyright (c) 2018-2019 Florent Kermarrec <florent@enjoy-digital.fr>
4  + # This file is Copyright (c) 2018 David Shah <dave@ds0.me>
5  + # License: BSD
6  +
7  + import argparse
8  + import sys
9  +
10 + from migen import *
11 + from migen.genlib.resetsync import AsyncResetSynchronizer
12 +
13 + from litex_boards.platforms import hadbadge
14 +
15 + from litex.soc.cores.clock import *
16 + from litex.soc.integration.soc_sdram import *
17 + #from litex.soc.integration.soc_core import *
18 + from litex.soc.integration.builder import *
19 +
20 + #from .spi_ram_dual import SpiRamDualQuad
21 +
22 + from litedram import modules as litedram_modules
23 + from litedram.phy import GENSDRPHY
```



add the Hackaday Supercon ECP5 badge #68

Changes from all commits ▾

File filter... ▾

Jump to... ▾



▼ 13 ■■■■ make.py



@@ -160,6 +160,16 @@ def __init__(self):

```
160 160         def load(self):
161 161             os.system("ujprog build/ulx3s/gateway/top.svf")
162 162
```

```
163 + # HADBadge support -----
164 +
165 + class HADBadge(Board):
166 +     def __init__(self):
167 +         from litex_boards.targets import hadbadge
168 +         Board.__init__(self, hadbadge.BaseSoC, {"serial"})
169 +
170 +     def load(self):
171 +         os.system("dfu-util --alt 2 --download build/hadbadge/gateway/top.bit --reset")
172 +
```

```
163 173 # OrangeCrab support -----
```

```
164 174
165 175 class OrangeCrab(Board):
```



@@ -209,6 +219,7 @@ def load(self):



```
209 219         # Lattice
```

<> Code

! Issues 21

🔗 Pull requests 3

▶ Actions

📊 Projects 0

📖 Wiki

🛡 Security

📈 In

add 32MB SDRAM for hadbadge #97

🔗 Merged

enjoy-digital merged 1 commit into `enjoy-digital:master` from `pdp7:master` 21 days ago

💬 Conversation 2

🔑 Commits 1

📋 Checks 0

📄 Files changed 1



pdp7 commented 22 days ago

Contributor



Add AS4C32M8SA-7TCN 32MB SDRAM used on cartridge PCB by Jacob Creedon (@jcreedon) for the [Hackaday Supercon 2019 badge](#) which has an ECP5 FPGA.


These changes are from [a fork](#) by Michael Welling (@mwelling)

In addition to @mwelling, thank you to Jacob Creedon (@jcreedon), @gregdavill, Tim Ansell (@mithro), and Sean Cross (@xobs) who all helped get Linux working on this badge.

KiCad design files by @jcreedon for the SDRAM cartridge are [available on GitHub](#).

There is also a [shared project](#) to order the SDRAM cartridge PCB.

Refer to [my blog post](#) for more information



add 32MB SDRAM for hadbadge #97

Changes from all commits ▾

File filter... ▾

Jump to... ▾



▼ 9 ■■■■■ litedram/modules.py



@@ -190,6 +190,15 @@ class AS4C32M16(SDRAMModule):

190 190 technology_timings = _TechnologyTimings(tREFI=64e6/8192, tWTR=(2, None), tCCD=(1,

191 191 speedgrade_timings = {"default": _SpeedgradeTimings(trp=18, trcd=18, twr=12, trfc=

192 192

193 + class AS4C32M8(SDRAMModule):

194 + memtype = "SDR"

195 + # geometry

196 + nbanks = 4

197 + nrows = 8192

198 + ncols = 1024

199 + # timings

200 + technology_timings = _TechnologyTimings(tREFI=64e6/8192, tWTR=(2, None), tCCD=(1,

201 + speedgrade_timings = {"default": _SpeedgradeTimings(trp=20, trcd=20, twr=15, trfc=

193 202

194 203

DDR -----

195 204



optimize performance on Hackaday Badge #35

Edit

New issue

**Open** pdp7 opened this issue 17 days ago · 7 comments

pdp7 commented 17 days ago

Contributor



Related to comments in PR [#31](#) ([comment](#))

The performance of the ECP5 Hackaday Badge with 32MB SDRAM is "painfully" slow.

[@mithro](#) suggested there could be some issue with the configuration.

[@enjoy-digital](#) has attempted some optimizations:
[#31](#) ([comment](#))

With [enjoy-digital/litedram@ 34e6c24](#) and [enjoy-digital/litex@ fa22d6a](#) we have a ~10% boot time speedup on designs using SDRAM:

- De0Nano: 94.6.s to 84.6s
- ULX3S: 75.9s to 68.2s

On Arty with DDR3 the gain is effect more limited: 8.7s to 8.4s. That would be interesting to test this on the badge.

I will measure if the boot time improve

Assignees

No one assigned

Labels

None yet

Projects

None yet

Milestone

No milestone

Notifications

[Customize](#)

Unsubscribe

You're receiving notifications because you're watching this repository.



optimize performance on Hackaday Badge #35

pdp7 opened this issue 17 days ago · 7 comments



pdp7 commented 15 days ago • edited ▼

Contributor

Author



@enjoy-digital WOW! much faster! It gets to login in 28 seconds (previous version was 258 seconds).

Recording:

<https://asciinema.org/a/Pcm3vd1BEdEKY9srYX6MsNfCE>

Text:

```
pdp7@x1:~/dev/enjoy/linux-on-litex-vexriscv$ lxterm --images=images.json /dev
[LXTERM] Starting....
lBIOS CRC passed (561ab1e2)
```

```
Migen git sha1: 063188e
LiteX git sha1: -----
```

```
--===== SoC =====
CPU:      VexRiscv @ 48MHz
ROM:      32KB
SRAM:     4KB
L2:       8KB
```



enjoy-digital committed 15 days ago

1 parent 2317519

commit 39ce39a298f5



Showing 1 changed file with 5 additions and 3 deletions.

▼ 8 litex/soc/integration/soc_sdram.py



| ↑↓ | @@ -26,12 +26,13 @@ | class SoCSDRAM(SoCCore): |
|----|---------------------|--|
| 26 | 26 | } |
| 27 | 27 | csr_map.update(SoCCore.csr_map) |
| 28 | 28 | |
| 29 | - | def __init__(self, platform, clk_freq, l2_size=8192, **kwargs): |
| 29 | + | def __init__(self, platform, clk_freq, l2_size=8192, l2_data_width=128, **kwargs): |
| 30 | 30 | SoCCore.__init__(self, platform, clk_freq, **kwargs) |
| 31 | 31 | if not self.integrated_main_ram_size: |
| 32 | 32 | if self.cpu_type is not None and self.csr_data_width > 32: |
| 33 | 33 | raise NotImplementedError("BIOS supports SDRAM initialization only for c |
| 34 | - | self.l2_size = l2_size |
| 34 | + | self.l2_size = l2_size |
| 35 | + | self.l2_data_width = l2_data_width |
| 35 | 36 | |
| 36 | 37 | self._sdram_phy = [] |
| 37 | 38 | self._wb_sdram_ifs = [] |


- Greg Davill got the screen working with LiteVideo!
 - twitter.com/GregDavill/status/1231082623633543168



Greg
@GregDavill

Now you can enjoy watching Linux boot while outside!! 😊

No PC tether required.



Slides: <https://github.com/pdp7/talks/blob/master/rv-elc.pdf>

Open Source boards with
ECP5 FPGA
(can run Linux)

Open Source ECP5 boards

- Radiona.org ULX3S
- <https://www.crowdsupply.com/radiona/ulx3s>

crowdsupply.com/radiona/ulx3s

CROWDSUPPLY

BROWSE

LAUNCH

ABOUT US

Search




Open Hardware
Development Kits

ULX3S

by Radiona.org / Zagreb Makerspace

A powerful, open hardware ECP5 FPGA dev board



\$50,793 raised
of \$15,000 goal

338% Funded!

5
updates

8
days left

300
backers

Last update posted Apr 03, 2020

me@example.com

Subscribe to Updates



PMOD Set


\$36

A set of three PMODs for ULX3X: one dual-USB board with support for IR send and receive, one Digital Video board for HDMI input or as a

Recent Updates View all 5 updates.

Open Source ECP5 boards

- Lattice ECP5 FPGA in Adafruit Feather form factor and 128MB DDR RAM:
 - Orange Crab by Greg Davill
 - <https://github.com/gregdavill/OrangeCrab>
 - <https://groupgets.com/campaigns/710-orangecrab>






Greg @ #36c3
@GregDavill



Replying to [@mithro](#) [@pdp7](#) and 2 others

Done. 😊



Open Source ECP5 boards


- Orange Crab by Greg Davill
 - <https://groupgets.com/campaigns/710-orangecrab>



[Campaigns](#) [Manufacturers](#) [Store](#) [Blog](#) [About](#) ▾

[Create Campaign](#)

[Sign In](#)



OrangeCrab

Single-unit price: **\$99.00** + shipping

Campaign scheduled end date: Mon, 13 Apr 2020 16:19:00 PDT



Backers: 174



Target: 200



Funded: 286

[Join this Buy](#)



Want to learn FPGAs? Try Fomu!

- workshop.fomu.im
- crowdsupply.com/sutajio-kosagi/fomu
- Fits in USB port
- RGB LED
- Learn:
 - MicroPython
 - Verilog
 - LiteX

Fomu

by Sutajio Kosagi

An FPGA board that fits inside your USB port



No hardware? Try Renode!

- <https://renode.io/>



The image shows the Renode logo, which consists of the word "RENODE" in a stylized, bold, blue font, followed by a trademark symbol (TM). The logo is centered on a blue background with a white grid pattern. Surrounding the logo are five terms: "Reload", "Reshape", "Rethink", "Remake", and "Regenerate", each connected to a specific letter of the word "RENODE" by a thin white line. "Reload" is connected to the 'O', "Reshape" to the 'E', "Rethink" to the 'D', "Remake" to the 'E', and "Regenerate" to the 'R'.

RENODE™

No hardware? Try Renode!

- <https://renode.io/>

What is Renode?

Renode is a development framework which accelerates IoT and embedded systems development by letting you simulate physical hardware systems - including both the CPU, peripherals, sensors, environment and wired or wireless medium between nodes.

It lets you run, debug and test unmodified embedded software on your PC - from bare System-on-Chips, through complete devices to multi-node systems.



SiFive HiFive1

single-
node/sifive_fe310.resc



SiFive HiFive Unleashed

single-
node/hifive_unleashed.resc



Microchip PolarFire SoC
Hardware Development
Platform

single-node/polarfire-
soc.resc



Toradex Colibri T30

single-node/tegra3.resc



OpenISA VEGAboard

single-
node/vegaboard_riscv.resc



Intel Quark SE
Microcontroller Evaluation
Kit C1000

single-
node/quark_c1000.resc



Fomu



LiteX/VexRiscv on Digilent
Arty



Xilinx ZedBoard

Activities Renode

Renode

bbl loader

SIFIVE, INC.

```
55555555555555555555555555555555
5555                                     5555
5555                                     5555
5555                                     5555
5555                                     5555
5555 55555555555555555555555555555555
5555 55555555555555555555555555555555
5555                                     5555
5555                                     5555
5555                                     5555
55555555555555555555555555555555
55555 5555555555 5555555555 5555555555
55555 55555 55555 5555555555 5555555555
55555 55555 5 55555 55555
55555 55555 55555
55555 55555 55555
55555 55555 55555
55555 55555
55555 55555
55555 55555
5555555555
55555
5
```

SiFive RISC-V Coreplex

```
0.000000] OF: fdt: Ignoring memory range 0x80000000 - 0x80200000
0.000000] Linux version 4.15.0-00044-g2b0aa1de45f6 (houen@bakura) (gcc version 7.2.0 (GCC)) #5 SMP Wed
0.000000] bootconsole [early0] enabled
0.000000] Initial ramdisk at: 0x (ptrval) (9593856 bytes)
0.000000] Zone ranges:
0.000000] DMA32 [mem 0x00000000080200000-0x0000000008ffffff]
0.000000] Normal [mem 0x00000000090000000-0x0000000008ffffff]
0.000000] Movable zone start for each node
0.000000] Early memory node ranges
0.000000] node 0: [mem 0x0000000000000000-0x0000000000000000]
0.000000] Init
```

```
(hifive-unleashed) $bin?=@http://antmicro.com/proje
.elf-s_17219640-c7e1b920bf81be4062f467d9ecf689dbf7f
(hifive-unleashed) $fdt?=@http://antmicro.com/proje
icetree.dtb-s_10532-70cd4fc9f3b4df929eba6e6f22d02e6
(hifive-unleashed) $vmlinux?=@http://antmicro.com/p
-vmlinux.elf-s_80421976-46788813c50dc7eb1a1a33c1736
(hifive-unleashed)
(hifive-unleashed) macro reset
> ""
> sysbus LoadELF $bin
> sysbus LoadFdt $fdt 0x81000000 "earlyconsole
>
> # Load the Linux kernel symbols, as they are
> sysbus LoadSymbolsFrom $vmlinux
>
> # Device tree address is passed as an argument
> e51 SetRegisterUnsafe 11 0x81000000
> ""
(hifive-unleashed) runMacro $reset
(hifive-unleashed) start
Starting emulation...
(hifive-unleashed) █
```

- Björn Töpel for RISC-V Munich meetup last week



What's missing in RISC-V
Linux, and how YOU can
help!

Björn Töpel, @bjorntopel, bjorn.topel@gmail.com

25th June, 2020

Getting your hands dirty

Enter RISC-V land!

A great way to learn the nitty gritty details of the Linux kernel

Watching RISC-V grow up (from MCU to server core)


It's a fun, friendly, and still pretty small community

linux-riscv@lists.infradead.org


<https://lore.kernel.org/linux-riscv/>



commits arm64 vs riscv



commits arm64 vs riscv (time shifted)



Recent/ongoing work

Clang/LLVM built kernel boots with QEMU (HW?) (Palmer Dabbelt/Nathan Huckleberry)

KGDB support (Vincent Chen)

SPARSEMEM (physical memory model) (Logan Gunthorpe)

KVM (Anup Patel/Atish Patra)

kexec/kdump support (Nick Kossifidis)

kprobes/kretprobes (Patrick Stählin/Guo Ren)





Finding a project

```
$ ./Documentation/features/list-arch.sh riscv | grep -c TODO  
28
```

```
$ ./Documentation/features/list-arch.sh riscv | grep -c ok\ \ \ |  
12
```

```
$ ./Documentation/features/list-arch.sh riscv | grep TODO
```



- Become a

- Slides:

github.com/pdp7/talks/blob/master/rv-elc.pdf

- Contact: [@pdp7](https://twitter.com/pdp7) || drew@beagleboard.org

- 36c3 talk

Linux on Open Source Hardware with Open Source chip design

Drew Fustini




CERN Open Hardware Licence

- Originally written for **CERN** designs hosted in the **Open Hardware Repository**
- Can be used by **any designer** wishing to **share design** information using a **license compliant** with the **OSHW definition criteria**.
- **CERN OHL version 1.2**
Contains the license itself and a guide to its usage





RISC-V at ELC



- Join **#2-track-riscv** on the OSS+ELC slack!
- RISC-V: Instruction Sets Want to be Free
 - Krste Asanovic (UC Berkeley)
 - Wednesday, 10:35am: <https://sched.co/c4PV>
- State of RISC-V Software Development Tools
 - Khem Raj (Comcast)
 - Wednesday 12:15pm: <https://sched.co/c3Yn>
- Ask the Expert Session with Calista Redmond
 - CEO of RISC-V International
 - Thursday 11:45am: <https://sched.co/cosw>